

PE-EC603C — CMOS VLSI Design

Semester VI • 3L:0T:0P • 3 Credits

Module 1 Exam Notes: VLSI Design Flow & MOSFET Physics

CGEC | B.Tech ECE (2023–27) | *Biraj Sarkar*

Contents

1	VLSI Design Methodologies	2
1.1	Moore's Law	2
1.2	VLSI Design Flow (Gajski-Yuhan Y-Chart)	2
1.3	Design Hierarchy (Top-Down vs. Bottom-Up)	3
2	VLSI Design Styles	3
2.1	Full Custom Design	3
2.2	Semi-Custom Design	3
3	MOSFET Physical Operation	5
3.1	MOS Capacitor Operating Regions	5
3.2	Threshold Voltage (V_{th})	5
3.3	Body Effect	5
3.4	Channel Length Modulation (CLM)	6
3.5	Short-Channel Effects (SCE)	6

1. VLSI Design Methodologies

Very Large Scale Integration (VLSI) is the process of creating an integrated circuit (IC) by combining millions of MOS transistors onto a single silicon chip.

1.1 Moore's Law

Coined by Gordon Moore in 1965, it is an empirical observation that has driven the semiconductor industry.

Moore's Law Statement

The number of transistors on a microchip doubles approximately every two years, while the cost of computers is halved.


- **Significance:** Guided strategic planning, driven exponential scaling of speed/memory, and decreased cost-per-transistor.
- **Limits to Scaling:** High power density (thermal limits), subthreshold leakage, and quantum tunneling (as oxide thickness drops below 1 nm).

1.2 VLSI Design Flow (Gajski-Yuhan Y-Chart)

The Y-Chart characterizes the design flow along three different domains of representation (axes) radiating from a central point:

1. **Behavioral Domain (Abstraction):** Describes what the system does (algorithms, RTL, transfer functions).
2. **Structural Domain (Interconnectivity):** Describes how components connect (CPUs, ALUs, logic gates, transistors).
3. **Physical/Geometric Domain (Layout):** Describes where components are physically placed on silicon (floorplans, cells, layout masks).

Gajski-Yuhan Y-Chart Design Flow



1.3 Design Hierarchy (Top-Down vs. Bottom-Up)

- **Top-Down Design Flow:** Starts at the system level (behavioral description) and recursively decomposes the system into functional blocks down to logic gates and transistor layouts. Highly automated and preferred for complex VLSI chips.
- **Bottom-Up Design Flow:** Starts at the lowest transistor level, building basic library cells (NAND, Flip-Flops) and grouping them into larger blocks until the system-level chip is constructed. Used for custom analog blocks and layout optimizations.

2. VLSI Design Styles

2.1 Full Custom Design

Every transistor, wire, and layer is custom-designed manually.

- **Features:** Yields the highest possible performance, smallest silicon area, and lowest power dissipation.
- **Drawbacks:** Extremely high engineering cost, very long design cycle (time-to-market), and high risk of errors. Reserved for high-volume processors and analog blocks.

2.2 Semi-Custom Design

- **Standard-Cell Based Design:** Layout is composed of pre-designed, pre-tested cell libraries (AND, flip-flops) placed in rows. Wires are routed automatically in channels between cell rows. Offers a balance between performance, design time, and cost.
- **Gate Array Based Design:** Wafers containing regular arrays of uncommitted transistors are pre-fabricated up to the metal contact level. Design customization is done only on the final metal interconnect mask layers. Very fast turnaround time and low mask cost, but lower utilization and speed.

- **FPGA (Field Programmable Gate Array):** Contains pre-fabricated programmable logic blocks (LUTs) and routing matrices. Configured electrically by loading configuration bits (RAM/Flash) without mask fabrication. Zero mask cost, instant turnaround, but has higher area and lower speed compared to ASICs.

Comparison of Design Methodologies

Feature	Full Custom	Standard-Cell	FPGA
Design Time	Very Long (Months/Years)	Medium (Weeks/Months)	Very Short (Hours/Days)
NRE Mask Cost	Extremely High	High	Zero
Performance	Maximum	High	Moderate
Unit Cost	Low (at high volume)	Medium	High (due to overhead)
Flexibility	Zero (after tape-out)	Zero (after tape-out)	Re-programmable

3. MOSFET Physical Operation

An n-channel MOSFET consists of a p-type silicon substrate (body), two heavily doped n+ regions (source and drain), and a metal/polysilicon gate insulated from the substrate by a thin silicon dioxide (SiO_2) layer.

3.1 MOS Capacitor Operating Regions

With the source and body grounded ($V_S = V_B = 0\text{ V}$), as the gate voltage V_G increases:

- Accumulation** ($V_G < V_{FB}$): Negative charge on the gate attracts majority holes from the p-substrate to the silicon-oxide interface.
- Depletion** ($V_{FB} < V_G < V_{th}$): Small positive gate voltage repels holes away from the interface, leaving behind fixed, negative acceptor ions (N_A^-), forming a carrier-free depletion region.
- Inversion** ($V_G > V_{th}$): A large positive gate voltage bends the energy bands down sufficiently to attract minority electrons from the substrate and n+ source/drain to the interface. This forms a thin, conducting n-channel directly beneath the oxide.

3.2 Threshold Voltage (V_{th})

The threshold voltage is the minimum gate-to-source voltage required to induce strong inversion (creation of the conducting channel).

Threshold Voltage Formula

For a p-substrate device:

$$V_{th} = \Phi_{MS} + 2\phi_F - \frac{Q_{ox}}{C_{ox}} - \frac{Q_d}{C_{ox}} \quad (1)$$

where:

- Φ_{MS} : Metal-semiconductor work function difference.
- ϕ_F : Bulk Fermi potential: $\phi_F = V_T \ln(N_A/n_i)$.
- Q_{ox} : Fixed oxide interface charge.
- Q_d : Depletion region charge: $Q_d = -\sqrt{2q\epsilon_{si}N_A(2\phi_F + V_{SB})}$.
- C_{ox} : Gate oxide capacitance per unit area: $C_{ox} = \epsilon_{ox}/t_{ox}$.

3.3 Body Effect

When the source-to-body junction is reverse-biased ($V_{SB} > 0$), the depletion region thickness increases, exposing more negative acceptor ions. The gate must support this extra depletion charge before inversion can occur, increasing the threshold voltage.

Body Effect Expression

The shifted threshold voltage is expressed as:

$$V_{th} = V_{th0} + \gamma \left(\sqrt{|2\phi_F| + V_{SB}} - \sqrt{|2\phi_F|} \right) \quad (2)$$

where:

- V_{th0} : Threshold voltage at zero body bias ($V_{SB} = 0$).
- γ : Body effect coefficient: $\gamma = \frac{\sqrt{2q\epsilon_{si}N_A}}{C_{ox}}$ (units: $V^{1/2}$).
- V_{SB} : Source-to-body reverse bias voltage.

3.4 Channel Length Modulation (CLM)

In saturation ($V_{DS} > V_{GS} - V_{th}$), the channel pinches off at the drain end. Further increases in V_{DS} cause the pinch-off point to move toward the source, reducing the effective channel length to $L_{eff} = L - \Delta L$. **Effect:** Because current is inversely proportional to channel length ($I_D \propto 1/L_{eff}$), the channel shortening causes the drain current to rise with V_{DS} rather than saturating completely:

$$I_{D,sat} \propto (1 + \lambda V_{DS}) \quad (3)$$

where λ is the channel length modulation parameter (V^{-1}).

3.5 Short-Channel Effects (SCE)

Short-channel effects occur when the physical channel length L is of the same order of magnitude as the source/drain depletion region widths.

- **Drain-Induced Barrier Lowering (DIBL):** High drain voltage lowers the source-channel potential barrier, allowing extra electrons to inject into the channel, reducing V_{th} and increasing subthreshold leakage.
- **Charge Sharing:** The gate depletion region overlaps with the source/drain depletion regions. Part of the depletion charge is supported by the source/drain junctions rather than the gate, lowering the gate charge required for inversion $\Rightarrow V_{th}$ decreases.
- **Velocity Saturation:** In short channels, the longitudinal electric field ($E = V_{DS}/L$) is very high. Carrier drift velocity saturates ($v_{sat} \approx 10^7$ cm/s) due to phonon scattering, making the drain current linear with V_{GS} instead of quadratic.
- **Hot Carrier Injection (HCI):** High-energy electrons near the drain generate electron-hole pairs via impact ionization. Some electrons gain enough energy to penetrate the gate oxide, creating interface states that drift V_{th} over time.

Quick Revision — Module 1

VLSI Design Flow & MOSFET Physics | PE-EC603C

Key Module 1 Formulas

Threshold Voltage: $V_{th} = V_{th0} + \gamma \left(\sqrt{|2\phi_F| + V_{SB}} - \sqrt{|2\phi_F|} \right)$

Body Effect Coefficient: $\gamma = \frac{\sqrt{2q\epsilon_{si}N_A}}{C_{ox}}$ Bulk Potential: $\phi_F = V_T \ln \left(\frac{N_A}{n_i} \right)$

Oxide Capacitance: $C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$ CLM Saturation factor: $(1 + \lambda V_{DS})$

One-Line Definitions

- **Moore's Law:** Observation stating that transistor density doubles every 2 years while cost drops.
- **Y-Chart:** Visual model categorizing VLSI design along behavioral, structural, and physical domains.
- **Strong Inversion:** State where gate voltage is high enough to make channel electron concentration equal to bulk hole doping.
- **Body Effect:** Increase in threshold voltage due to negative source-to-body substrate bias.
- **Channel Length Modulation:** Pinch-off point migration under high drain bias, shortening effective channel length.
- **DIBL:** Short-channel threshold drop caused by the drain potential lowering the source junction injection barrier.
- **Velocity Saturation:** Saturation of carrier drift velocity under high electric fields in short channels.

Frequently Asked / Viva Questions

Q1. What is the Gajski-Yuhan Y-Chart and how is it used in VLSI?

The Y-chart defines the design abstraction levels (System, RTL, Logic, Circuit) along three domains: Behavioral, Structural, and Physical. The design flow is a spiral mapping that translates behavioral specifications into structural connections, which are then placed and routed into physical layout masks.

Q2. Compare Gate Array and Standard-Cell based design styles.

Standard-cell design uses fully customized layers and pre-designed logic libraries, offering high density and performance but higher mask costs. Gate arrays use pre-fabricated transistors up to the metal contact layer, customizing only interconnect masks, which reduces mask costs and manufacturing time but lowers speed.

Frequently Asked / Viva Questions (contd.)

Q3. Why does the threshold voltage increase with reverse body bias ($V_{SB} > 0$)?

Reverse biasing the source-body junction widens the depletion layer beneath the gate, exposing more ionized acceptor impurities (N_A^-). The gate voltage must support this additional depletion charge before it can create the inversion channel, raising the required threshold voltage.

Q4. What is flat-band voltage and flat-band condition?

Flat-band voltage (V_{FB}) is the gate voltage at which there is no charge on the gate and no net charge in the silicon substrate. Under this condition, the energy bands in the semiconductor remain perfectly flat up to the oxide interface.

Q5. Explain the physical cause of Channel Length Modulation (CLM).

When the drain voltage V_{DS} exceeds the overdrive voltage ($V_{GS} - V_{th}$), the channel pinch-off point moves away from the drain. The voltage drop across the remaining inverted channel remains locked at $V_{DS,sat} = V_{GS} - V_{th}$, while the excess voltage ($V_{DS} - V_{DS,sat}$) is dropped across the depletion region near the drain, physically shortening the channel.

Q6. What is Drain-Induced Barrier Lowering (DIBL) and how does it affect V_{th} ?

In short-channel devices, the drain depletion region extends deep into the channel. When high drain voltage is applied, its electric field lines penetrate under the gate oxide, lowering the potential barrier between the source and the channel. This allows subthreshold conduction to begin at a lower gate voltage, lowering V_{th} .

Q7. What is velocity saturation and what is its effect on the saturation current of a short-channel MOSFET?

At high electric fields ($E \approx 10^4$ V/cm), carrier velocity saturates due to collision scattering. In a short-channel MOSFET, this causes the drain current to become linearly proportional to V_{GS} ($I_{D,sat} \propto V_{GS} - V_{th}$) instead of quadratic, limiting the speed/drive current.

Q8. Describe Hot Carrier Injection (HCI).

HCI occurs when carriers gain high kinetic energy from the large electric field near the drain. These "hot" carriers undergo impact ionization, and some gain enough energy to jump over the SiO_2 barrier into the gate oxide, trapping charge. This leads to threshold voltage shifts and device degradation over time.

Q9. Why is FPGA design preferred for low-volume applications?

Because FPGAs do not require custom silicon mask fabrication, eliminating non-recurring engineering (NRE) costs. The hardware can be re-programmed instantly, making it highly cost-effective and faster for low-volume designs.

Q10. Define the terms: Accumulation, Depletion, and Inversion in an MOS capacitor.

Accumulation is the drawing of majority holes to the interface when $V_G < 0$. Depletion is the pushing away of holes, leaving a depletion charge when $V_G >$

Frequently Asked / Viva Questions (contd.)

0 but below V_{th} . Inversion is the drawing of minority electrons to create a conducting channel when $V_G > V_{th}$.